4+ years of experience in Design verification
Experience in System Verilog and UVM
Experience in IP, So C level verification
Experience in Scripting, perl or python
Good debugging skills